View W536030T_871252.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

W536030T/060t/090t/120t voice/melody/lcd controller (viewtalk tm series) publication release date: may 21, 2003 - 1 - revision a8 table of contents- 1. general des cription ......................................................................................................... 2 2. features ....................................................................................................................... .......... 3 3. block di agram .................................................................................................................. .... 5 4. pad descri ption ................................................................................................................... 6 5. electrical chara cteristics ........................................................................................... 9 5.1 absolute maxi mum rati ngs ............................................................................................... 9 5.2 dc characte ristics ............................................................................................................. 9 5.3 ac characte ristics ........................................................................................................... 11 6. typical application circui ts ........................................................................................ 14 6.1 sub clock with rc m ode ................................................................................................. 14 6.2 sub clock with crystal mode ........................................................................................... 15 7. revision history ............................................................................................................... .16
W536030T/060t/090t/120t - 2 - 1. general description the w536xxxt, a member of viewtalk tm family, is a high-performance 4-bit micro-controller (uc) with built-in speech unit, melody unit and 64seg * 32 com lcd driver unit which includes internal regulator,pump circuit and dedicated two pages lcd ram. the 4-bit uc core contains dual clock source, 4-bit alu, two 8-bit timers, one 14 bits divider, maximum 24 pads for input or output, 8 interrupt sources and 8-level nesting for subroutine/ interrupt applications. speech unit, integrated as a single chip with maximum 128 seconds (based on 6.4k sample rate with 5 bits mdpcm), is capable of expanding to 512 seconds speech addressed by external memory w55xxx with serial bus interface. it can be implemented with winbond power speech usi ng mdpcm algorithm. melody unit provides dual tone output and can store up to 1k notes. power r eduction mode is also built in to minimize power dissipation. it is ideal for games, educational to ys, remote controllers, watches, clocks and other application products which incorpor ate both lcd display and speech. body W536030T w536060t w536090t w536120t voice 30 sec 60 sec 90 sec 120 sec i/o pad 4i/o, 4i (ra/rd) 4i/o, 8i (ra/rc/rd) 8i/o, 8i, 8o (ra/rb/rc/rd/re/rf) 8i/o, 8i, 8o (ra/rb/rc/rd/re/rf) wdt disable/enable (mask option) y y y y sub-clock rc/xtal mode (mask option) y y y y rd port shared as serial bus (mask option) y(1) y(1) n n (2) tri-state serial bus (mask option) ( 3) y y y y cascaded voice rom through serial bus (2) y(1) y(1) n y notes: (1). share 3 pads of rd port (rd1/clk, rd2/data and rd3/addr) (2). dedicate serial bus 3 pads (clk, data and addr) to interface with w 55xxx. cascaded voice rom can help user to expand voice up to 512 sec by w55xxx chip. (3). tri-state serial bus mask option can fl oat serial bus while voice playing is no active. let this mask option is disabled to get minimum power consumption in general.
W536030T/060t/090t/120t publication release date: may 21, 2003 - 3 - revision a8 2. features ? operating voltage: 2.4 volt ~ 5.5 volt ? watch dog disabled/enabled by mask option ? dual clock operating system ? main clock with ring/crystal (400 khz to 4 mhz) ? sub-clock with 32.768 khz rc/crystal by mask option ? memory ? program rom (p-rom): 64k 20 (rom bank0, 1, 2, 3, 4, 5, 6) ? data ram (w-ram): 1.4k 4 bit (ram bank 0 is 896 nibbles from 0: 000~ 0:37f and 0: 380~0:3ff are mapped to special register. ram bank f is 512 nibbles from f: 200~f: 3ff either data ram or dedicated to script kernel) ? lcd ram (l-ram): 512 4 bit 2 pages (ram bank1, 2 from 200~3ff) ? maximum 24 input/output pads ? ports for input only: 8 pads (rc, rd port; rd1~3 can share as serial bus for external memory w55xxx interface @W536030T/060t) ? ports for output only: 8 pads (re & rf port; w536090t/120t available only) ? ports for input/output: 8 pads (ra and rb port; rb port is available for w536090t /w536120t only) ? power-down mode ? hold mode (except for 32khz oscillator) ? stop mode (including 32khz oscillator and release by rd or rc port) ? eight types of interrupts ? five internal interrupts (divider, timer 0, timer 1, speech, melody) ? three external interrupts (port rc, rd, ra) ? one built-in 14-bit clock frequency divider circuit ? two built-in 8-bit programmable countdown timers ? timer 0: one of two clock sources (fosc/4 or fosc/1024) can be selected ? timer 1: built-in auto-reload function includes in ternal timer, external event counter from rc.0 ? built-in 18/14-bit watchdog timer for system reset. ? powerful instruction sets ? 8-level subroutine (including interrupt) nesting ? lcd driver unit capability ? vlcd higher than (v dd -0.5v) ? built-in voltage regulator to v2 pad ? 64 seg 32 com
W536030T/060t/090t/120t - 4 - 1/32 or 1/16 duty, 1/5 or 1/4 bias, internal pump circuit option by special register com24~ 31 and seg40~63 can be shared as general input/output by special register either uc rom or voice rom used as lcd picture x speech function provided 1m / 2m/ 3m/ 4m bits voice rom for W536030T/060t/090t/120t based on 5 bits mdpcm algorithm voice rom (v-rom) available for uc data or lcd picture data. maximum 8*256 label/interrupt vector (voice section number) available provide two types of speech busy flag to either each go or each trigger maximum up to 16m bits speech address capability interface with external memory w55xxx through serial bus. x melody function provide 1k notes (22bits/ note) dedicated melody rom provide two types of melody busy flag to uc either each note or each song provide 6 kinds of beat, 16 kinds of tempo, and pitch range from g3# to c7 tremolo, triple frequency and 3 kinds of percussion available maximum 31 songs available x can mix speech with melody x multi-engine controller x direct driving speaker /buzzer or dac output x chip on board available
W536030T/060t/090t/120t publ i c at i on rel e ase dat e : may 21, 2003 - 5 - revi si on a8 3. block diagram xi n x ou t x3 2 i x3 2 o l c d dri ve r pc st ac k ( 8 lev e l s ) ti m e r 0 ti m i ng ge n e r a t o r seg0 ~ 6 3 v 3 , v 4 , v5 , v 6 ti m e r 1 wa t c h d o g al u ac c di v i d e ro m 64k * 2 0b i t d h 1 , dh2 com0 ~ 3 1 l c d ra m 51 2* 4* 2 bi t da t a ra m 1 . 4k * 4 bi t s p ec i a l r e g i s t er hc f he f i e f evf f l ag1 psr 0 mr 0 pef fl a g 0 l px3 pm 0 lp x 2 l px0 l p x 1 po rt ra vl c d pu m p & re g u l a t o r to n e ra 0 ~ 3 re s l px4 port rc port rd rc 0 ~ 3 rd 0 ~ 3 lp x 5 lp y 0 l p y 1 spc m l d du a l ton e me l o d y (1 k n o te s ) ml d_ p l a y ml d_ b u s y sp e e c h md pc m co r e sp c_ p l a y s p c _bu s y pw m 1 / d a c ro sc pa r a l l e l to s e r i a l in t e r r u p t ,h o l d & s t o p co n t r o l re 0 ~ 3 rf 0 ~ 3 po rt rb rb 0 ~ 3 po rt re po rt r f ad d r cl k da t a v2 vd da vd d vs s vssp t est vo i c e ro m ( 1 m /2 m / 3 m /4 m b i ts ) pw m / d a c mi x bl o c k pw m2 vd d p lp x y vssa s h a r ed _r o m d a t a
W536030T/060t/090t/120t - 6 - 3 4. pad description s y m b o l i / o f u n c t i o n x i n / r x i n i input pad for main clock oscillator. it can be connected to crystal when crystal mode is selected (scr0.2 = 1), otherwise connect a resistor to v dd to generate main system clock while ring mode is selected (scr0.2 = 0 and default). oscillator can be enabled or stopped by set scr0.1 to 1 or clear to 0 separatel y. external capacitor connects to start oscillation and get more accurate clock when crystal mode x o u t o output pad for oscillator which is connected to another crystal pad when in crystal mode. external capac itor connects to start oscillation when in crystal mode. x32i/rsub1 i 32.768 khz crystal input pad or external resistor node 1 by mask option . external 15~20pf capacitor c onnects to start oscillation and get more accurate clock when in crystal mode. x32o/rsub2 o 32.768 khz crystal output pad or external resistor node 2 by mask option. external 15~20pf capacitor connec ts to start oscillation when in crystal mode. ra0 ~ ra3/tone (8) i/o general input/output port specified by pm1 register. if output mode is selected, pm0 register bit 0 can be used to specify cmos/nmos driving capability option. initial stat e is input mode. ra3 may be uses as tone if bit 0 of mr0 special regist er is set to logic 1. an interrupt source. rb0 ~ rb3 (8) i/o general input/output port specified by pm2 register. if output mode is selected, pm0 register bit 1 can be used to specify cmos/nmos driving capability option. initia l state is input mode (w536090t /w536120t only.) rc0 ~ rc3 i 4-bit schmitter input with internal pull high option specified by pm3 register bit 2. each pad has an independent interrupt capability specified by pefl special register. interrupt and stop mode wake up source. rc0 is also the external event counter source of timer1. (w536060t/090t/120t only.) rd0 rd1/clk rd2/data rd3/addr (4) i 4-bit schmitter input port with internal pull high option specified by pm3 register bit 3. each pad has an independent interrupt capability specified by pefh special register. interrupt and stop mode wake up source. rd1~3 will be shared as the external memory w55xxx interface pads while rd port shared as serial bus mask option is enabled @W536030T/060t. re0~re3 (8) o output port only. pm3 register bit 0 can be used to specify cmos/nmos driving capability option. (w536090t/120t only) rf0~rf3 (8) o output port only. pm3 register bit 1 can be used to specify cmos/nmos driving capability option. (w536090t/120t only) res i system reset pad, active low with internal pull-high resistor.
W536030T/060t/090t/120t publication release date: may 21, 2003 - 7 - revision a8 pad description, continued symbol i/o function test i test pad. active high with internal pull low resistor. rosc i connect resistor to v dd pad to generate speech or melody playing clock source. pwm1/dac o while speech or melody is active, pw m1/dac is speaker direct driving output or dac output controll ed by voice output file. pwm2 o while speech or melody is active , pwm2 is another speaker direct driving output. addr (5) o external serial memory address write clock for voice extension (w536120t only). the ?tri-sate serial bus? mask option can use tri- sate wrp pad while external voice rom is not available. default that mask option is disabled and fixes wrp pad state while external voice is not enabled to get chip low power consumption. clk (5) o external serial memory address read clock for voice extension. (w536120t only). the pad state is same as wrp pad depended on ?tri-sate serial bus? mask option. data (5) i/o external serial memory data in /out for voice extension (w536120t only). the pad state is same as wrp pad depended on ?tri-sate serial bus? mask option. seg0 ? seg39 o dedicated lcd segment output pads. seg40/portn.0 ? seg43/portn.3 o/o lcd segment output pads, and can be shared as general output by register lcdm3 bit 1. default function is segment pad. seg44/portm.0 ? seg47/portm.3 o/i lcd segment output pads, and can be shared as general input by register lcdm3 bit 0. default f unction is segment pad and pm5.1=0 to inhibit lcd waveform abnormal. seg48/portl.0 ? seg51/portl.3 o/o lcd segment output pads, and can be shared as general output by register lcdm2 bit 3. default function is segment pad. seg52/portk.0 ? seg55/portk.3 o/i lcd segment output pads, and can be shared as general input by register lcdm2 bit 2. default func tion is segment pad and pm5.0 = 0 to inhibit lcd waveform abnormal. seg56/portj.0 ? seg59/portj.3 o/io lcd segment output pads, and can be shared as general input/output by register lcdm2 bit 1. pm4 register is used to select input or output while shared i/o function is active . default function is segment pad and pm4.3 = 0 to inhibit lcd waveform abnormal. seg60/porti.0 ? seg63/porti.3 o/io lcd segment output pads, and can be shared as general input/output by register lcdm2 bit 0. pm4 register is used to select input or output while shared i/o function is active. default function is segment pad and pm4.2 = 0 to inhibit lcd waveform abnormal.
W536030T/060t/090t/120t - 8 - pad description, continued symbol i/o function com0 com15 o lcd common signal output pads either 1/32 duty or 1/16 duty. the lcd frame rate is controlled by lcdm1 register, and default value lcdm1 = 0111b with 64hz frame rate. com16 com23 o lcd common signal output pads while 1/32 duty is active. the lcd frame rate is controlled by lcdm1 register, and default value lcdm1 = 0111b with 64hz frame rate. com24/portp.0 ~ com27/portp.3 o/o lcd common signal output pads, or shared as general output by register lcdm3.2 when in 1/16 duty mode. default function is common function. com28/porto.0 ~ com31/porto.3 o/i lcd common signal output pads, or shar ed as general input by register lcdm3.2 when in 1/16 duty mode. de fault function is common function and pm5.2 = 0 to inhibit lcd waveform abnormal. dh1, dh2 (6) o connection terminal for voltage double capacitor with 0.1uf. the dh2 connects to capacitor positive node and dh1 negative node if polar capacitor is used. v3 ~ v6 (6) o lcd com/seg output driving vo ltage. need an external 0.1uf capacitor to every pad terminal. v2 (6) i/o voltage regulator output pad. an exter nal capacitor is a must. output level can be controlled from 0~fh by lcdm4 register. if internal pump is enabled (lcdm3.3 = 0 and default value), lcd operating voltage (vlcd) will be 4*v2 or 5*v2 depending on 1/4 bias or 1/5 bias. a limitation should be noted that vlcd must be higher than (v dd -0.5v) to avoid chip leakage current. while external reference voltage is selected (lcdm3.3 = 1), v2 pad input voltage can not be over 1.5 volt to inhibit chip damage. v ssp i power ground for pwm or dac playing output. v ssa (7) i power ground. (for w536090/120t only) v ss i power ground v ddp i power source for pwm or dac playing output. v dda (7) i power source. (for w536090/120t only) v dd i power source. notes: (4). rd1~3 are shared as clk/data/addr to interface with w55xxx @W536030T/060t (5). @w536120t only (6). 0.1uf is default value, and capacit or value should be larger than 0.1uf if lcd dot size over 0.5mm*0.5mm. (7). external application circuit shoul d connect together, please refer to application circuit. to sure chip operation properly, please bond all v ddp , v dda , v dd , v ssp , v ss and v ssa pads and connect v ssp , v ss from chip outside pcb circuit. v ssa and v dda are for w536090/120t only (8). when working at nmos open drain mode, external pull high voltage can't higher than v dd to avoid leakage current.
W536030T/060t/090t/120t publication release date: may 21, 2003 - 9 - revision a8 5. electrical characteristics 5.1 absolute maximum ratings parameter rating unit supply voltage to ground potential -0.3 to +7.0 v applied input/output voltage -0.3 to +7.0 v power dissipation 120 mw ambient operating temperature 0 to +70 c storage temperature -55 to +150 c note: exposure to conditions beyond those listed under absolute maximum ratings may adversely affect the life and reliability of the device. 5.2 dc characteristics (v dd ? v ss = 3.0v, no load, fm = 4 mhz with ring mode, fs = 32.768 khz, with xtal mode, t a = 25 c, stn lcd panel on with dot size 0.5mm*0.5mm; unless otherwise specified) parameter sym. conditions min. typ. max. unit op. voltage v dd 2.4 5.5 v op. current i op1 dual clock with crystal - 600 700 a (no load, no voice, dual clock with ring type 600 700 no melody) sub-clock only, lcd off 40 50 sub-clock only, lcd on 70 90 hold mode current (no load, lcd off) i op2 sub-clock active only 6 10 a hold mode current (no load, lcd on) i op3 sub-clock active only 70 a stop mode current i op4 lcd auto off 1 a clk/addr output high current io h1 vout = 2.7v -0.8 ma clk/addr output low current io l1 vout = 0.4v 0.8 ma input low voltage v il - v ss - 0.3 v dd input high voltage v ih - 0.7 - 1 v dd port ra, rb, re, rf output low voltage v abl i ol = 2.0 ma - - 0.4 v port ra, rb, re, rf output high voltage v abh i oh = -2.0 ma 2.4 - - v
W536030T/060t/090t/120t - 10 - dc characteristics, continued parameter sym. conditions min typ max unit pull-up resistor r cd port rc, rd 200 300 400 k : share output ri, rj, rl, rn, rp sink current i ol3 v ol = 0.4v -300 ua res pull-up resistor r res - 50 100 200 k : pwm1/2 source current (9) i sph volume option = 00 -20 ma (r load = 8 : between pwm1 volume option = 01 -70 and pwm2) volume option = 10 -110 volume option = 11 -135 pwm1/2 sink current (9) i spl volume option = 00 20 ma (r load = 8 : between pwm1 volume option = 01 70 and pwm2) volume option = 10 110 volume option = 11 135 dac output current i dac v dd = 3v, rl=100ohm -4 -5 -6 ma lcd supply current i lcd no load, all seg. on - 50 - p a com/seg on resistor r on i oh = r 50 p a 5k 10k : v2 pad output voltage v rr depended on lcdm4 0.7 1.45 v v2 pad output deviation (10) v d1 no load r 5 % v2 pad voltage step v r2 lcdm4 increased 1 50 mv v6 pad output voltage (lcd's vlcd depended on v lcd 1/4 bias & no load 3.8 * v2 3.85 * v2 3.9 * v2 v lcdm4 register) (10) 1/5 bias & no load 4.75 * v2 4.8 * v2 4.85 * v2 v2 input voltage v ext lcdm3.3 = 1 1.5 v notes: (9) pwm current deviation will be r 20%. (10) vlcd deviation is governed by lcd dot size. more larger lcd dot will get larger deviation.
W536030T/060t/090t/120t publ i c at i on rel e ase dat e : may 21, 2003 - 11 - revi si on a8 5.3 ac characteristics (v dd v ss = 3.0v, no load, fm = 4 mhz w i th ring mode, fs = 32.768 khz, w i th xtal mode, t a = 25 q c, stn lcd on w i th dot size 0.5mm*0.5mm; unless otherw i se specified) parameter sym. conditions min. typ. max. unit sub-clock frequency f sub crystal type and x32in and x32o with 17pf external cap. 3 2 7 6 8 h z main-clock frequency f m ring type/crystal type 400k - 4m hz chip operation frequency f os c scr0.0 = 1, f sy s = f sub 3 2 7 6 8 h z scr0.0 = 0; f sy s = f main 4 0 0 k - 4 m i n st ruct ion cy cle time t cy c one machine cycle - 4/f os c - s res e t ac tive width t raw fosc = 32.768 khz 1 - - p s interrupt ac tive width t iaw fosc = 32.768 khz 1 - - p s main clock ring frequency f rxin rxin = 680k : 1 m h z (11) rxin = 330k : 2 m rxin = 200k : 3 m rxin = 130k : 4 m sub-clock rc oscillator f rsub r sub = 680k : 3 2 k h z sub-clock oscillation stable time @ cold start f sto p r sub = 680k : 0 . 8 1 s frequency deviation of main-clock f rxin d 2mhz ' f f f(3v) f (2.4v) f(3v ) 1 0 % frequency deviation of main-clock f rxin = 3mhz ' f f f(3v) f (2.4v) f(3v ) 1 5 % frequency deviation of main-clock f rxin = 4 mhz ' f f f(3v) f (2.4v) f(3v ) 2 0 % rosc frequency f rosc r os c = 680k : 3 m h z frequency deviation of f rosc = 3mhz ' f f f(3v) f (2.4v) f(3v ) 7 . 5 % frame frequency f lcd lcdm1 = 0111 b (default) 64 hz notes: ( 11) . t he deviation w ill be +20% w h ile vdd dr ops fr om 5.5v to 2.4v based on same r e sistor
W536030T/060t/090t/120t - 12 - 3 i op vs. mai n cl ock rc mode ? ??? ??? ?? ??? ???? ?? ?? freq (mhz) iop (ua ) ? ? o scillatio n f r eq vs. s u b - c l o c k 20 24 28 32 36 40 44 560 620 680 750 820 1k rsub (kohm) f s u b ( k h z ) ? ?
W536030T/060t/090t/120t publ i c at i on rel e ase dat e : may 21, 2003 - 13 - revi si on a8 main freq vs. rxin 0 1 2 3 4 5 6 130 150 160 200 330 680 2k 3k r x in (k o h m ) fmai n (m hz) 2. 4v 3v 4. 5v 5. 5v voi ce operati ng freq. vs. rosc ? ? ? ? ? ? ?? ? ?? ?? rosc (kohm) f r e q ( m h z ) ? ?
W536030T/060t/090t/120t - 14 - 3 6. typical application circuits 6.1 sub clock w i th rc mode 1/5 bias 1/32 duty v ddp vd d p dh1 s e g 0~ 63 re s vd d pw m 2 a ddr/ rd3 v6 v2 __ _ da t a / rd2 v3 x 32i n ro s c dh2 w 5 3 6 xxxt vss pw m 1 / d a c xi n co m 0 ~ 3 1 v5 vssp x3 2 i o vd d p cl k / rd 1 v4 c1 c1 1 c2 ba t t e r y speaker c1 3 c5 r5 c4 470 sw i t c h c1 2 r3 q1 80 50 r1 c1 0 c3 r4 speaker c6 c1 4 c9 r2 (* 1 ) (* 2 ) (* 3 ) (* 4 ) 6 4 seg * 3 2 c o m lc d p a ne l v l c d > v d d - 0. 5v (* 4 ) (* 5 ) v ddp w5 5 m x x vs sa v dda c o m p o n e n t c 1 c 2 ~ c 4 c 5 ~ c 6 c 7 ~ c 8 c 9 ~ c 1 4 r 1 r 2 r 3 r 4 v a l u e 4 . 7 u f 0 . 1 u f 100pf - 0 . 1 ~ 1 u f 680k ? ? ? ? ? ? ?
W536030T/060t/090t/120t publ i c at i on rel e ase dat e : may 21, 2003 - 15 - revi si on a8 6.2 sub clock w i th cry s tal mode 1/5 bias 1/16 duty v ddp v ddp vd d xi n x 32i o x 32i n __ _ re s pw m 1 / d ac cl k / rd1 da t a / r d 2 a ddr/ rd3 vss vssp w 536x x x t ro s c co m 0 ~ 1 5 s e g 0~ 39 pw m 2 v6 dh2 dh1 s pea ker s pea ker r1 r4 c3 r5 q1 8 050 sw i t c h 47 0 c4 r3 c5 c6 b a tte r y c2 c1 c1 4 c1 3 32k c7 c8 (* 3 ) (* 1 ) (* 2 ) (* 4 ) (* 5 ) (* 4 ) 64s e g * 16c o m lc d p ane l v l cd> vdd- 0 . 5 v vd d v ddp w 55m x x v2 c9 v3 c1 0 v4 c1 1 v5 c1 2 vs sa v dda c o m p o n e n t c 1 c 2 ~ c 4 c 5 ~ c 6 c 7 ~ c 8 c 9 ~ c 1 4 r 1 r 2 r 3 r 4 v a l u e 4 . 7 u f 0 . 1 u f 100pf 1 5 - 3 0 p f 0 . 1 ~ 1 u f 680k - 650k /1mhz 350k /2mhz 225k /3mhz 160k /4mhz 100 notes: 1. c9~c14 depends on lcd panel dot size. 2. option r5 equals to 100 : if high noise immunity is needed. 3. for dac option application. 4. to ensure that three batteries function w e ll in w536f20 demo board. c 6 should stay close to pad pwm/pwm2 at its best. under the mask rom version, c 5 and c 6 can be skipped. 5. sure chip operation properly , please bond all v ddp , v dd , v dda , v ssa , v ssp and v ss ; and connect v ssp pad to v ss from external pcb circuit. v ssa and v dda are for w536090t/120t only .
W536030T/060t/090t/120t - 16 - 3 7. revision history v e r s i o n d a t e writ e r descript i o n a2 aug. 10, 1999 ychuang x mask option a3 aug. 23,1999 judy kuo x w536060a to 12io only, and external speech shared rd port except w536120x part no a4 april 13, 2000 judy kuo x modify some errors and add "tri-state serial bus" mask option and cascaded voice rom function a5 sep. 10, 2000 jimmy chen x add application circuit a6 dec. 15, 2000 jimmy chen x add ac picture a7 may 22, 2001 jimmy chen x application circuit modify a8 may 21, 2003 jimmy chen x application circuit modify x melody function headquarters no. 4, creation rd. iii, science-based industrial park, hsinchu, taiwan tel: 886-3-5770066 fax: 886-3-5665577 http://www.winbond.com.tw/ taipei office tel: 886-2-8177-7168 fax: 886-2-8751-3579 winbond electronics corporation america 2727 north first street, san jose, ca 95134, u.s.a. tel: 1-408-9436666 fax: 1-408-5441798 winbond electronics (h.k.) ltd. no. 378 kwun tong rd., kowloon, hong kong fax: 852-27552064 unit 9-15, 22f, millennium city, tel: 852-27513100 please note that all data and specifications are subject to change without notice. all the trade marks of products and companies mentioned in this data sheet belong to their respective owners. winbond electronics (shanghai) ltd. 200336 china fax: 86-21-62365998 27f, 2299 yan an w. rd. shanghai, tel: 86-21-62365999 winbond electronics corporation japan shinyokohama kohoku-ku, yokohama, 222-0033 fax: 81-45-4781800 7f daini-ueno bldg, 3-7-18 tel: 81-45-4781881 9f, no.480, rueiguang rd., neihu district, taipei, 114, taiwan, r.o.c. inform at i on cont ai ned i n t h i s publ i cat i on regardi ng devi ce appl i cat i ons and t h e l i k e i s i n t e nded for suggest i on only and m a y be superseded updates. no representation or warranty is given and no liability is assum e d by w i nbond electronics corp. with respect to the accuracy or use of such inform ation, or infringem e nt of patents or ot her i n t e l l ect ual propert y .

▲Up To Search▲

Price & Availability of W536030T

	To Download W536030T Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .